## Features

- $128 \mathrm{~K} \times 36,256 \mathrm{~K} \times 18$ memory configurations
- Supports high performance system speed - 100 MHz (7.5 ns Clock-to-Data Access)
- ZBT ${ }^{\text {TM }}$ Feature - No dead cycles between write and read cycles
- Internally synchronized output buffer enable eliminates the need to control $\overline{O E}$
- Single R $\bar{W}$ (READ/WRITE) control pin
- 4-word burst capability (Interleaved or linear)
- Individual byte write ( $\overline{\mathrm{BW}} 1-\overline{\mathrm{BW}} 4)$ control (May tie active)
- Three chip enables for simple depth expansion
- 3.3 V power supply ( $\pm 5 \%$ ), $2.5 \mathrm{~V}( \pm 5 \%) / / \mathrm{O}$ Supply (VDDQ)
- Optional-Boundary Scan JTAG Interface (IEEE 1149.1 complaint)
- Packaged in a JEDEC Standard 100 -pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA)


## Description

The IDT71V2557/59 are 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAMs organized as $128 \mathrm{~K} \times 36 / 256 \mathrm{~K} \times 18$. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus they have been given the name ZBT ${ }^{\text {TM }}$, or Zero Bus Turnaround.

Address and control signals are appliedtothe SRAM during one clock cycle, and on the nextclock cycle the associated data cycle occurs, be

## it read or write.

The IDT71V2557/59 contain address, data-in and control signal registers. The outputs are flow-through (no outputdata register). Output enable is the only asynchronous signal and can be used to disable the outputs at any giventime.

A Clock Enable ( $\overline{\mathrm{CEN}}$ ) pin allows operation of the IDT71V2557/59 to be suspended as long as necessary. All synchronous inputs are ignored when (CEN) is high and the internal device registers will hold their previous values.

There are three chip enable pins ( $\overline{\mathrm{CE}} 1, \mathrm{CE} 2, \overline{\mathrm{CE}}_{2}$ ) that allow the userto deselect the device when desired. If any one of these three is not asserted when ADV/(̄Dislow, no new memory operation can be initiated. However, any pending datatransfers (reads orwrites) will be completed. The data bus will tri-state one cycle after the chip is deselected or a write is initiated.

The IDT71V2557/59 have an on-chip burst counter. In the burst mode, the IDT71V2557/59 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the $\overline{\mathrm{LBO}}$ input pin. The $\overline{\mathrm{LBO}}$ pin selects between linear and interleaved burst sequence. The ADV/ $\overline{\mathrm{LD}}$ signal is used to load a new external address (ADV/ $\overline{\mathrm{LD}}=\mathrm{LOW}$ ) or increment the internal burst counter (ADV/ $\overline{L D}=\mathrm{HIGH}$ ).
The IDT71V2557/59 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard $14 \mathrm{~mm} \times 20 \mathrm{~mm}$ 100 -pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and a 165 fine pitch ball grid array (fBGA).

## Pin Description Summary

| A0-A17 | Address Inputs | Input | Synchronous |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}} 1, \mathrm{CE} 2, \overline{C E}_{2}$ | Chip Enables | Input | Synchronous |
| $\overline{\mathrm{OE}}$ | Output Enable | Input | Asynchronous |
| $\mathrm{R} / \bar{W}$ | Read/Write Signal | Input | Synchronous |
| $\overline{\text { CEN }}$ | Clock Enable | Input | Synchronous |
| $\overline{\mathrm{BW}} 13^{1} \overline{\mathrm{BW}}_{2}, \overline{\mathrm{BW}}_{3}, \overline{\mathrm{BW}}_{4}$ | Individual Byte Write Selects | Input | Synchronous |
| CLK | Clock | Input | N/A |
| ADV/LD | Advance burst address / Load new address | Input | Synchronous |
| $\overline{\text { LBO }}$ | Linear / Interleaved Burst Order | Input | Static |
| TMS | Test Mode Select | Input | Synchronous |
| TDI | Test Data Input | Input | Synchronous |
| TCK | Test Clock | Input | N/A |
| TDO | Test Data Output | Output | Synchronous |
| $\overline{\text { TRST }}$ | JTAG Reset (Optional) | Input | Asynchronous |
| ZZ | Sleep Mode | Input | Synchronous |
| //O-I/O31, //Opi-//Op4 | Data Input / Output | 1/0 | Synchronous |
| VdD, VdDQ | Core Power, // P Power | Supply | Static |
| Vss | Ground | Supply | Static |

OCTOBER 2004

## Pin Definitions ${ }^{(1)}$

| Symbol | Pin Function | 1/0 | Active | Description |
| :---: | :---: | :---: | :---: | :---: |
| A0-A17 | Address Inputs | 1 | N/A | Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/ $\overline{\mathrm{LD}}$ low, $\overline{\mathrm{CEN}}$ low, and true chip enables. |
| ADV/ $\overline{\mathrm{L}}$ | Advance / Load | 1 | N/A | ADV/ $\overline{\mathrm{DD}}$ is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/信 is low with the chip deselected, any burst in progress is terminated. When ADV/ $\overline{\mathrm{LD}}$ is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/[D is sampled high. |
| $R / \bar{W}$ | Read / Write | 1 | N/A | $R / \bar{W}$ signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place one clock cycle later. |
| $\overline{C E N}$ | Clock Enable | 1 | LOW | Synchronous Clock Enable Input. When $\overline{\mathrm{CEN}}$ is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{C E N}$ sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{\mathrm{CEN}}$ must be sampled low at rising edge of clock. |
|  | Individual Byte Write Enables | 1 | LOW | Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When R/W and ADV//DD are sampled low) the appropriate byte write signal ( $\overline{B W}_{1}-\overline{B W}_{4}$ ) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when $\mathrm{R} / \overline{\mathrm{W}}$ is sampled high. The appropriate byte(s) of data are written into the device one cycle later. $\overline{\mathrm{BW}}_{1}-\overline{\mathrm{BW}}_{4}$ can all be tied low if always doing write to the entire 36 -bit word. |
| $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$ | Chip Enables | I | LOW | Synchronous active low chip enable. $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}} 2$ are used with $\mathrm{CE}_{2}$ to enable the IDT71V2557/59. ( $\overline{\mathrm{CE}}_{1}$ or $\overline{\mathrm{CE}}_{2}$ sampled high or $\mathrm{CE}_{2}$ sampled low) and $\mathrm{ADV} / \overline{\mathrm{LD}}$ low at the rising edge of clock, initiates a deselect cycle. The $Z B T^{T M}$ has a one cycle deselect, i.e., the data bus will tri-state one clock cycle after deselect is initiated. |
| CE 2 | Chip Enable | I | HIGH | Synchronous active high chip enable. $\mathrm{CE}_{2}$ is used with $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ to enable the chip. $\mathrm{CE}_{2}$ has inverted polarity but otherwise identical to $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$. |
| CLK | Clock | I | N/A | This is the clock input to the IDT71V2557/59. Except for $\overline{\mathrm{OE}}$, all timing references for the device are made with respect to the rising edge of CLK. |
| $\begin{gathered} \text { //O0-//O31 } \\ \text { //Op1-//Op4 } \end{gathered}$ | Data Input/Output | I/O | N/A | Data input/output (I/O) pins. The data input path is registered, triggered by the rising edge of CLK. The data output path is flow-through (no output register). |
| $\overline{\text { LBO }}$ | Linear Burst Order | I | LOW | Burst order selection input. When $\overline{\mathrm{LBO}}$ is high the Interleaved burst sequence is selected. When $\overline{\mathrm{LBO}}$ is low the Linear burst sequence is selected. $\overline{\mathrm{LBO}}$ is a static input, and it must not change during device operation.. |
| $\overline{\mathrm{OE}}$ | Output Enable | I | LOW | Asynchronous output enable. $\overline{\mathrm{OE}}$ must be low to read data from the $71 \mathrm{~V} 2557 / 59$. When $\overline{\mathrm{OE}}$ is HIGH the I/O pins are in a high-impedance state. $\overline{\mathrm{OE}}$ does not need to be actively controlled for read and write cycles. In normal operation, $\overline{\mathrm{OE}}$ can be tied low. |
| TMS | Test Mode Select | I | N/A | Gives input command for TAP controller. Sampled on rising edge of TDK. This pin has an internal pullup. |
| TDI | Test Data Input | I | N/A | Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup. |
| TCK | Test Clock | I | N/A | Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from the falling edge of TCK. This pin has an internal pullup. |
| TDO | Test Data Output | 0 | N/A | Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller. |
| TRST | JTAG Reset (Optional) | I | LOW | Optional Asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used TRST can be left floating. This pin has an internal pullup. |
| ZZ | Sleep Mode | I | HIGH | Synchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V2557/2559 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pulldown |
| VdD | Power Supply | N/A | N/A | 3.3 V core power supply. |
| VDDQ | Power Supply | N/A | N/A | 2.5V I/O Supply. |
| Vss | Ground | N/A | N/A | Ground. |

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

Functional Block Diagram - 128K x 36


Functional Block Diagram - 256K x 18


## Recommended DC Operating

## Conditions

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VDD | Core Supply Voltage | 3.135 | 3.3 | 3.465 | V |
| VDDQ | I/O Supply Voltage | 2.375 | 2.5 | 2.625 | V |
| VSS | Ground | 0 | 0 | 0 | V |
| VIH | Input High Voltage - Inputs | 1.7 | - | $\mathrm{VDD}+0.3$ | V |
| VIH | Input High Voltage - I/O | 1.7 | - | VDDQ $+0.3^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.3^{(1)}$ | - | 0.7 | V |

NOTES:

1. $\operatorname{VIL}$ (min.) $=-1.0 \mathrm{~V}$ for pulse width less than tcyc/2, once per cycle.
2. V І (max.) $=+6.0 \mathrm{~V}$ for pulse width less than tcyc/2, once per cycle.

Recommended Operating Temperature and Supply Voltage

| Grade | Temperature ${ }^{(1)}$ | Vss | VDD | VDDQ |
| :---: | :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $3.3 \mathrm{~V} \pm 5 \%$ | $2.5 \mathrm{~V} \pm 5 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 0 V | $3.3 \mathrm{~V} \pm 5 \%$ | $2.5 \mathrm{~V} \pm 5 \%$ |

NOTE:

1. $T_{A}$ is the "instant on" case temperature.

## Pin Configuration - 128K x 36



## Top View 100 TQFP

NOTES:

1. Pins 14,64 , and 66 do not have to be connected directly to Vss as long as the input voltage is $\leq$ VIL.
2. Pin 16 does not have to be connected directly to VDD as long as the input voltage is $\geq$ VIH.
3. Pins 83 and 84 are reserved for future 8 M and 16 M respectively.
4. Pin 64 supports ZZ (sleep mode) on the latest die revision.

Pin Configuration - 256K x 18


## Top View 100 TQFP

NOTES:

1. Pins 14,64 , and 66 do not have to be connected directly to Vss as long as the input voltage is $\leq$ VIL.
2. Pin 16 does not have to be connected directly to VDD as long as the input voltage is $\geq$ VIH.
3. Pins 83 and 84 are reserved for future 8 M and 16 M respectively.
4. Pin 64 supports ZZ (sleep mode) on the latest die revision.

Absolute Maximum Ratings ${ }^{(1)}$

| Symbol | Rating |  <br> Industrial Value | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage with <br> Respect to GND | -0.5 to +4.6 | V |
| VTERM $^{(3,6)}$ | Terminal Voltage with <br> Respect to GND | -0.5 to VDD | V |
| VTERM $^{(4,6)}$ | Terminal Voltage with <br> Respect to GND | -0.5 to VDD +0.5 | V |
| VTERM $^{(5,6)}$ | Terminal Voltage with <br> Respect to GND | -0.5 to VDDQ +0.5 | V |
| TA $^{(7)}$ | Commercial <br> Operating Temperature | -0 to +70 | ${ }^{\circ} \mathrm{C}$ |
|  | Industrial <br> Operating Temperature | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TstG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 2.0 | W |
| lout | DC Output Current | 50 | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VDD terminals only.
3. VDDQ terminals only.
4. Input terminals only.
5. I/O terminals only.
6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
7. $T_{A}$ is the "instant on" case temperature.

## 100 TQFP Capacitance ${ }^{(1)}$

(TA = $+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=3 \mathrm{dV}$ | 5 | pF |
| CIo | I/O Capacitance | Vout $=3 \mathrm{dV}$ | 7 | pF |

165 fBGA Capacitance ${ }^{(1)}$
( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{V} / \mathrm{IN}=3 \mathrm{dV}$ | TBD | pF |
| C/o | I/O Capacitance | Vout $=3 \mathrm{dV}$ | TBD | pF |

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

119 BGA Capacitance ${ }^{(1)}$
(TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=$ 3dV | 7 | pF |
| CVo | I/O Capacitance | Vout $=3 \mathrm{dV}$ | 7 | pF |

Pin Configuration - 128K x 36, 119 BGA

|  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Top View |  |  |  |  |  |  |

Pin Configuration - 256K x 18, 119 BGA


## Top View

NOTES:

1. R5 and J 5 do not have to be directly connected to Vss as long as the input voltage is $\leq$ VIL.
2. J 3 does not have to be directly connected to VDD as long as the input voltage is $\geq \mathrm{V}_{\mathrm{IH}}$.
3. G4 and A 4 are reserved for future 8 M and 16 M respectively.
4. These pins are NC for the "S" version or the JTAG signal listed for the "SA" version.
5. TRST is offered as an optional JTAG reset if required in the application. If not needed, can be left floating and will internally be pulled to VDD.
6. Pin T 7 supports ZZ (sleep mode) on the latest die revision.

Pin Configuration - 128K x 36, 165 fBGA

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | NC ${ }^{(3)}$ | A7 | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{BW}}{ }^{\text {a }}$ | $\overline{\mathrm{BW}} \mathrm{L}$ | $\overline{\mathrm{CE}} 2$ | $\overline{C E N}$ | ADV/ID | NC ${ }^{(3)}$ | A8 | NC |
| B | NC | A6 | CE2 | $\overline{\mathrm{BW}} 4$ | $\overline{\mathrm{BWh}}$ | CLK | $\mathrm{R} / \bar{W}$ | $\overline{\mathrm{OE}}$ | $\mathrm{NC}^{(3)}$ | A9 | NC ${ }^{(3)}$ |
| C | VOp3 | NC | VDDQ | Vss | Vss | Vss | Vss | Vss | VDDQ | NC | VOP2 |
| D | 1/017 | VO16 | VDDQ | VdD | Vss | Vss | Vss | VDD | VDDQ | VO15 | V/014 |
| E | //019 | VO18 | VDDQ | VDD | Vss | Vss | Vss | VDD | VDDQ | VO13 | VO12 |
| F | / $\mathrm{O}_{21}$ | VO20 | VDDQ | VDD | Vss | Vss | Vss | VDD | VDDQ | V/011 | V/010 |
| G | //023 | VO22 | VDDQ | VDD | Vss | Vss | Vss | VDD | VDDQ | VO9 | V/08 |
| H | Vss ${ }^{(1)}$ | VDD( ${ }^{(2)}$ | NC | VDD | Vss | Vss | Vss | VDD | NC | NC | NC/ $/ Z^{6}{ }^{6}$ |
| J | VO25 | VO24 | VDDQ | VDD | Vss | Vss | Vss | VDD | VDDQ | V07 | 1/06 |
| K | 1/027 | VO26 | VDDQ | VDD | Vss | Vss | Vss | VDD | VDDQ | VO5 | VO4 |
| L | //O29 | VO28 | VDDQ | VDD | Vss | Vss | Vss | VDD | VDDQ | VO3 | VO2 |
| M | //031 | VO30 | VDDQ | VDD | Vss | Vss | Vss | VDD | VDDQ | VO1 | VOo |
| N | VOp4 | NC | VDDQ | Vss | $\mathrm{NCT} \overline{\mathrm{RST}}{ }^{4,55}$ | NC | Vss ${ }^{(1)}$ | Vss | VDDQ | NC | /OP1 |
| P | NC | $\mathrm{NC}^{(3)}$ | A5 | A2 | NC/TDI ${ }^{(4)}$ | A1 | NC/TDO ${ }^{(4)}$ | A10 | A13 | A14 | NC |
| R | $\overline{\text { LBO }}$ | $N C^{(3)}$ | A4 | А3 | NC/TMS ${ }^{(4)}$ | A0 | NC/TCK ${ }^{(4)}$ | A11 | A12 | A15 | A16 |

4878 tbl 25

## Pin Configuration - 256K x 18, 165 fBGA

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | $N C^{(3)}$ | A7 | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{BW}} 2$ | NC | $\overline{\mathrm{CE}} 2$ | $\overline{C E N}$ | ADV/ $\overline{L D}$ | $N C^{(3)}$ | A8 | A10 |
| B | NC | A6 | CE2 | NC | $\overline{\mathrm{BWh}}$ | CLK | $\mathrm{R} / \bar{W}$ | $\overline{\mathrm{OE}}$ | $\mathrm{NC}^{(3)}$ | A9 | $\mathrm{NC}^{(3)}$ |
| C | NC | NC | VDDQ | Vss | Vss | Vss | Vss | Vss | VDDQ | NC | //OP1 |
| D | NC | //O8 | VDDQ | VDD | VSS | VSS | VSS | VDD | VDDQ | NC | //07 |
| E | NC | //O9 | VDDQ | VDD | Vss | Vss | Vss | VDD | VDDQ | NC | I/O6 |
| F | NC | //O10 | VDDQ | VDD | VSS | Vss | Vss | VDD | VDDQ | NC | I/O5 |
| G | NC | //O11 | VDDQ | VDD | Vss | Vss | Vss | VDD | VDDQ | NC | I/O4 |
| H | Vss ${ }^{(1)}$ | VDD ${ }^{(2)}$ | NC | VDD | VSS | VSS | VSS | VDD | NC | NC | NC/ZZ ${ }^{(6)}$ |
| J | //O12 | NC | VDDQ | VDD | VSS | VSS | VSS | VDD | VDDQ | //O3 | NC |
| K | //O13 | NC | VDDQ | VDD | VSS | VSS | VSS | VDD | VDDQ | //O2 | NC |
| L | //O14 | NC | VDDQ | VDD | VSS | VSS | VSS | VDD | VDDQ | I/O1 | NC |
| M | V/O15 | NC | VDDQ | VDD | VSS | VSS | VSS | VDD | VDDQ | //O0 | NC |
| N | //Op2 | NC | VDDQ | VSS | $\mathrm{NC} / \overline{\mathrm{TRST}}{ }^{(4,5)}$ | NC | VSS ${ }^{(1)}$ | VSS | VDDQ | NC | NC |
| P | NC | $N C^{(3)}$ | A5 | A2 | NC/TD ${ }^{(4)}$ | A1 | NC/TDO ${ }^{(4)}$ | A11 | A14 | A15 | NC |
| R | $\overline{\mathrm{LBO}}$ | $N C^{(3)}$ | A4 | A3 | NC/TMS ${ }^{(4)}$ | A0 | NC/TCK ${ }^{(4)}$ | A12 | A13 | A16 | A17 |

4878 tbl 25a

## NOTES:

1. H 1 and N 7 do not have to be directly connected to Vss as long as the input voltage is $\leq$ VIL.
2. H 2 does not have to be directly connected directly to VDD as long as the input voltage is $\geq \mathrm{V} \mathrm{H}$.
3. A9, B9, B11, A1, R2, and P2 are reserved for future 9M, 18M, 36M, 72M, 144M, and 288 M respectively.
4. These pins are NC for the "S" version or the JTAG signal listed for the "SA" version.
5. TRST is offered as an optional JTAG reset if required in the application. If not needed, can be left floating and will internally be pulled to Vod.
6. Pin H 11 supports ZZ (sleep mode) on the latest die revision.

## Synchronous Truth Table ${ }^{(1)}$

| $\overline{\mathrm{CEN}}$ | R/ $\bar{W}$ | $\frac{\overline{\mathrm{CE}}_{1}}{\mathrm{CE}_{2}(5)}$ | ADV/ $\overline{\mathrm{D}}$ | $\overline{\mathrm{BW}} \mathrm{x}$ | ADDRESS USED | PREVIOUS CYCLE | CURRENT CYCLE | I/0 <br> (One cycle later) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | L | Valid | External | X | LOAD WRITE | $D^{(7)}$ |
| L | H | L | L | X | External | X | LOAD READ | $Q^{(7)}$ |
| L | X | X | H | Valid | Internal | LOAD WRITE / BURST WRITE | BURST WRITE <br> (Advance burst counter) ${ }^{(2)}$ | $D^{(7)}$ |
| L | X | X | H | X | Internal | LOAD READ / BURST READ | BURST READ <br> (Advance burst counter) ${ }^{(2)}$ | $Q^{(7)}$ |
| L | X | H | L | X | X | X | DESELECT or STOP ${ }^{(3)}$ | HIZ |
| L | X | X | H | X | X | DESELECT / NOOP | NOOP | HIZ |
| H | X | X | X | X | X | X | SUSPEND ${ }^{(4)}$ | Previous Value |

NOTES:

1. $\mathrm{L}=\mathrm{VIL}, \mathrm{H}=\mathrm{V}$ IH, $\mathrm{X}=$ Don't Care.
2. When ADV/DD signal is sampled high, the internal burst counter is incremented. The $R / \bar{W}$ signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the $R / \bar{W}$ signal when the first address is loaded at the beginning of the burst cycle.
3. Deselect cycle is initiated when either ( $\overline{\mathrm{CE}} 1$, or $\overline{\mathrm{CE}}_{2}$ is sampled high or $\mathrm{CE}_{2}$ is sampled low) and $\mathrm{ADV} / \overline{\mathrm{LD}}$ is sampled low at rising edge of clock. The data bus will tri-state one cycle after deselect is initiated.
4. When $\overline{\mathrm{CEN}}$ is sampled high at the rising edge of clock, that clock edge is blocked from propogating through the part. The state of all the internal registers and the I/ Os remains unchanged.
5. To select the chip requires $\overline{\mathrm{CE}} 1=\mathrm{L}, \overline{\mathrm{CE}}_{2}=\mathrm{L}$ and $\mathrm{CE} 2=\mathrm{H}$ on these chip enable pins. The chip is deselected if any one of the chip enables is false.
6. Device Outputs are ensured to be in High-Z during device power-up.
7. Q-data read from the device, $D$ - data written to the device.

## Partial Truth Table for Writes ${ }^{(1)}$

| OPERATION | R/ $/ \bar{W}$ | $\overline{B W}_{1}$ | $\overline{\mathrm{BW}}_{2}$ | $\overline{\mathrm{BW}}_{3}{ }^{(3)}$ | $\overline{\mathrm{BW}} 4^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| READ | H | X | X | X | X |
| WRITE ALL BYTES | L | L | L | L | L |
| WRITE BYTE 1 (//O[0:7], //Opi) ${ }^{(2)}$ | L | L | H | H | H |
| WRITE BYTE 2 (//O[8:15], //Op2) ${ }^{2 / 2}$ | L | H | L | H | H |
| WRITE BYTE 3 (/O[16:23], //OP3) ${ }^{(2,3)}$ | L | H | H | L | H |
| WRITE BYTE 4 (//O[24:31], //Op4) ${ }^{(2,3)}$ | L | H | H | H | L |
| NO WRITE | L | H | H | H | H |

NOTES:

1. $\mathrm{L}=\mathrm{VIL}, \mathrm{H}=\mathrm{V}$ IH, $\mathrm{X}=$ Don't Care.
2. Multiple bytes may be selected during the same cycle.
3. N/A for x18 configuration.

## Interleaved Burst Sequence Table ( $\overline{\mathrm{LBO}}=\mathrm{VdD}$ )

|  | Sequence 1 |  | Sequence 2 |  | Sequence 3 |  | Sequence 4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A1 | A0 | A1 | A0 | A1 | A0 | A1 | A0 |
| First Address | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| Second Address | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| Third Address | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| Fourth Address ${ }^{(1)}$ | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

IDT71V2557, IDT71V2559, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with
Linear Burst Sequence Table ( $\overline{\mathrm{LBO}}=\mathrm{Vss}$ )

|  | Sequence 1 |  | Sequence 2 |  | Sequence 3 |  | Sequence 4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A1 | A0 | A1 | A0 | A1 | A0 | A1 | A0 |
| First Address | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| Second Address | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| Third Address | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| Fourth Address ${ }^{(1)}$ | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Functional Timing Diagram ${ }^{(1)}$


NOTES:

1. This assumes $\overline{\mathrm{CEN}}, \overline{\mathrm{CE}} 1, \mathrm{CE}_{2}$ and $\overline{\mathrm{CE}}_{2}$ are all true.
2. All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

## Device Operation - Showing Mixed Load, Burst, Deselection NOOP Cycles ${ }^{(2)}$

| Cycle | Address | R/W | ADV/LD | $\overline{\mathrm{CE}} 1^{1{ }^{1}}$ | $\overline{C E N}$ | $\overline{\mathrm{BW}} \mathrm{x}$ | $\overline{\mathrm{O}}$ | 1/0 | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n | A0 | H | L | L | L | X | X | D1 | Load read |
| n+1 | X | X | H | X | L | X | L | Q0 | Burst read |
| n+2 | $\mathrm{A}_{1}$ | H | L | L | L | X | L | Q0+1 | Load read |
| n+3 | X | X | L | H | L | X | L | Q1 | Deselect or STOP |
| n+4 | X | X | H | X | L | X | X | Z | NOOP |
| n+5 | $A_{2}$ | H | L | L | L | X | X | Z | Load read |
| n+6 | X | X | H | X | L | X | L | Q2 | Burst read |
| n+7 | X | X | L | H | L | X | L | Q2+1 | Deselect or STOP |
| n+8 | A3 | L | L | L | L | L | X | Z | Load write |
| n+9 | X | X | H | X | L | L | X | D3 | Burst write |
| n+10 | A4 | L | L | L | L | L | X | $\mathrm{D}_{3+1}$ | Load write |
| n+11 | X | X | L | H | L | X | X | D4 | Deselect or STOP |
| n+12 | X | X | H | X | L | X | X | Z | NOOP |
| n+13 | A5 | L | L | L | L | L | X | Z | Load write |
| n+14 | $\mathrm{A}_{6}$ | H | L | L | L | X | X | D5 | Load read |
| n+15 | $A_{7}$ | L | L | L | L | L | L | Q6 | Load write |
| n+16 | X | X | H | X | L | L | X | D7 | Burst write |
| n+17 | A8 | H | L | L | L | X | X | $\mathrm{D}_{7+1}$ | Load read |
| n+18 | X | X | H | X | L | X | L | Q8 | Burst read |
| n+19 | A9 | L | L | L | L | L | L | Q8+1 | Load write |

NOTES:

1. $\overline{\mathrm{CE}}_{2}$ timing transition is identical to $\overline{\mathrm{CE}}_{1}$ signal. CE 2 timing transition is identical but inverted to the $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ signals.
2. $\mathrm{H}=$ High; $\mathrm{L}=$ Low; $\mathrm{X}=$ Don't Care; $\mathrm{Z}=$ High Impedence.

## Read Operation ${ }^{(1)}$

| Cycle | Address | $\mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{ADV} / \overline{\mathrm{L}}$ | $\left.\overline{\mathrm{CE}}_{1}{ }^{2}\right)$ | $\overline{\mathrm{CEN}}$ | $\overline{\mathrm{BW}} \mathbf{x}$ | $\overline{\mathrm{EE}}$ | $\mathrm{I} / 0$ | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| n | $\mathrm{A}_{0}$ | H | L | L | L | X | X | X | Address and Control meet setup |
| $\mathrm{n}+1$ | X | X | X | X | X | X | L | $\mathrm{Q}_{0}$ | Contents of Address A0 Read Out |

NOTES:

1. $\mathrm{H}=$ High; $\mathrm{L}=$ Low; $\mathrm{X}=$ Don't Care; $\mathrm{Z}=$ High Impedance.
2. $\overline{\mathrm{CE}}_{2}$ timing transition is identical to $\overline{\mathrm{CE}}_{1}$ signal. $\mathrm{CE}_{2}$ timing transition is identical but inverted to the $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}} 2$ signals.

## Burst Read Operation (1)

| Cycle | Address | $\mathrm{R} / \bar{W}$ | $\mathrm{ADV} / \overline{\mathrm{LD}}$ | $\overline{\mathrm{CE}}{ }^{(2)}$ | $\overline{\mathrm{CEN}}$ | $\overline{\mathrm{BW}} \mathbf{x}$ | $\overline{\mathrm{EE}}$ | $\mathrm{I} / 0$ | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| n | $\mathrm{A}_{0}$ | H | L | L | L | X | X | X | Address and Control meet setup |
| $\mathrm{n}+1$ | X | X | H | X | L | X | L | $\mathrm{Q}_{0}$ | Address A0 Read Out, Inc. Count |
| $\mathrm{n}+2$ | X | X | H | X | L | X | L | $\mathrm{Q}_{0+1}$ | Address A0+1 Read Out, Inc. Count |
| $\mathrm{n}+3$ | X | X | H | X | L | X | L | $\mathrm{Q}_{0+2}$ | Address A0+2 Read Out, Inc. Count |
| $\mathrm{n}+4$ | X | X | H | X | L | X | L | $\mathrm{Q}_{0+3}$ | Address A0+3 Read Out, Load A1 |
| $\mathrm{n}+5$ | $\mathrm{~A}_{1}$ | H | L | L | L | X | L | $\mathrm{Q}_{0}$ | Address A0 Read Out, Inc. Count |
| $\mathrm{n}+6$ | X | X | H | X | L | X | L | $\mathrm{Q}_{1}$ | Address A1 Read Out, Inc. Count |
| $\mathrm{n}+7$ | $\mathrm{~A}_{2}$ | H | L | L | L | X | L | $\mathrm{Q}_{1+1}$ | Address A1+1 Read Out, Load $\mathrm{A}_{2}$ |

NOTES:
4878 tbl 14

1. $\mathrm{H}=$ High; $\mathrm{L}=$ Low; $\mathrm{X}=$ Don't Care; $\mathrm{Z}=$ High Impedance.
2. $\overline{C E}_{2}$ timing transition is identical to $\overline{C E}_{1}$ signal. $C E 2$ timing transition is identical but inverted to the $\overline{C E}_{1}$ and $\overline{C E}_{2}$ signals.

Write Operation (1)

| Cycle | Address | $\mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{ADV} / \overline{\mathrm{LD}}$ | $\overline{\mathrm{CE}}_{1}{ }^{(2)}$ | $\overline{\mathrm{CEN}}$ | $\overline{\mathrm{BW}} \mathrm{x}$ | $\overline{\mathrm{OE}}$ | $\mathrm{I} / 0$ | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| n | $\mathrm{A}_{0}$ | L | L | L | L | L | X | X | Address and Control meet setup |
| $\mathrm{n}+1$ | X | X | X | X | L | X | X | $\mathrm{D}_{0}$ | Write to Address $\mathrm{A}_{0}$ |

NOTES:

1. $\mathrm{H}=$ High; $\mathrm{L}=$ Low; $\mathrm{X}=$ Don't Care; $\mathrm{Z}=$ High Impedance.
2. $\overline{\mathrm{CE}} 2$ timing transition is identical to $\overline{\mathrm{CE}}_{1}$ signal. $\mathrm{CE}_{2}$ timing transition is identical but inverted to the $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ signals.

Burst Write Operation (1)

| Cycle | Address | R/W | ADV/L̄D | $\overline{\mathrm{CE}}{ }^{(2)}$ | $\overline{\mathrm{CEN}}$ | $\overline{\mathrm{BW}} \mathrm{x}$ | $\overline{\mathrm{OE}}$ | I/0 | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n | A0 | L | L | L | L | L | X | X | Address and Control meet setup |
| n+1 | X | X | H | X | L | L | X | Do | Address Ao Write, Inc. Count |
| n+2 | X | X | H | X | L | L | X | D0+1 | Address A0+1 Write, Inc. Count |
| n+3 | X | X | H | X | L | L | X | D0+2 | Address Ao+2 Write, Inc. Count |
| n+4 | X | X | H | X | L | L | X | D0+3 | Address $\mathrm{A}_{0}+3$ Write, Load $\mathrm{A}_{1}$ |
| n+5 | A1 | L | L | L | L | L | X | Do | Address Ao Write, Inc. Count |
| n+6 | X | X | H | X | L | L | X | D1 | Address $A_{1}$ Write, Inc. Count |
| n+7 | $A_{2}$ | L | L | L | L | L | X | $\mathrm{D}_{1+1}$ | Address $\mathrm{A}_{1+1}$ Write, Load $\mathrm{A}_{2}$ |

NOTES:

1. $\mathrm{H}=$ High; $\mathrm{L}=$ Low; $\mathrm{X}=$ Don't Care; $\mathrm{Z}=$ High Impedance.
2. $\overline{\mathrm{CE}}_{2}$ timing transition is identical to $\overline{\mathrm{CE}}_{1}$ signal. $\mathrm{CE}_{2}$ timing transition is identical but inverted to the $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ signals.

## Read Operation with Clock Enable Used (1)

| Cycle | Address | $\mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{ADV} / \overline{\mathrm{LD}}$ | $\overline{\mathrm{CE}}{ }^{(2)}$ | $\overline{\mathrm{CEN}}$ | $\overline{\mathrm{BW}} \mathbf{x}$ | $\overline{\mathrm{OE}}$ | $\mathrm{I} / 0$ | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| n | $\mathrm{A}_{0}$ | H | L | L | L | X | X | X | AddressA0 and Control meet setup |
| $\mathrm{n}+1$ | X | X | X | X | H | X | X | X | Clock $n+1$ lgnored |
| $\mathrm{n}+2$ | $\mathrm{~A}_{1}$ | H | L | L | L | X | L | $\mathrm{Q}_{0}$ | Address $\mathrm{A}_{0}$ Read out, Load $\mathrm{A}_{1}$ |
| $\mathrm{n}+3$ | X | X | X | X | H | X | L | $\mathrm{Q}_{0}$ | Clock Ignored. Data Q0 is on the bus. |
| $\mathrm{n}+4$ | X | X | X | X | H | X | L | $\mathrm{Q}_{0}$ | Clock Ignored. Data Q0 is on the bus. |
| $\mathrm{n}+5$ | $\mathrm{~A}_{2}$ | H | L | L | L | X | L | $\mathrm{Q}_{1}$ | Address $\mathrm{A}_{1}$ Read out, Load $\mathrm{A}_{2}$ |
| $\mathrm{n}+6$ | $\mathrm{~A}_{3}$ | H | L | L | L | X | L | $\mathrm{Q}_{2}$ | Address $\mathrm{A}_{2}$ Read out, Load $\mathrm{A}_{3}$ |
| $\mathrm{n}+7$ | $\mathrm{~A}_{4}$ | H | L | L | L | X | L | $\mathrm{Q}_{3}$ | Address $\mathrm{A}_{3}$ Read out, Load $\mathrm{A}_{4}$ |

NOTES:

1. $\mathrm{H}=\mathrm{High} ; \mathrm{L}=$ Low; $\mathrm{X}=$ Don't Care; $\mathrm{Z}=$ High Impedance.
2. $\overline{\mathrm{CE}}_{2}$ timing transition is identical to $\overline{\mathrm{CE}}_{1}$ signal. CE 2 timing transition is identical but inverted to the $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ signals.

Write Operation with Clock Enable Used (1)

| Cycle | Address | R/W | ADV/LD | $\overline{\mathrm{CE}}{ }^{(2)}$ | $\overline{\mathrm{CEN}}$ | $\overline{\mathrm{BW}} \mathrm{x}$ | $\overline{\mathrm{OE}}$ | I/0 | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n | A0 | L | L | L | L | L | X | X | Address $A_{0}$ and Control meet setup. |
| n+1 | X | X | X | X | H | X | X | X | Clock n+1 Ignored. |
| n+2 | A1 | L | L | L | L | L | X | Do | Write data Do, Load A1. |
| n+3 | X | X | X | X | H | X | X | X | Clock Ignored. |
| n+4 | X | X | X | X | H | X | X | X | Clock Ignored. |
| n+5 | A2 | L | L | L | L | L | X | D1 | Write Data D1, Load A2 |
| n+6 | А3 | L | L | L | L | L | X | D2 | Write Data D2, Load A3 |
| n+7 | A4 | L | L | L | L | L | X | D3 | Write Data D3, Load A4 |

NOTES:

1. $\mathrm{H}=$ High; $\mathrm{L}=$ Low; $\mathrm{X}=$ Don't Care; $\mathrm{Z}=$ High Impedance.
2. $\overline{\mathrm{CE}}_{2}$ timing transition is identical to $\overline{\mathrm{CE}}_{1}$ signal. $\mathrm{CE}_{2}$ timing transition is identical but inverted to the $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ signals.

## Read Operation With Chip Enable Used (1)

| Cycle | Address | R/W | ADV/L̄D | $\overline{\mathrm{CE}} 1^{22)}$ | $\overline{C E N}$ | $\overline{\mathrm{BW}} \mathrm{x}$ | $\overline{\mathrm{OE}}$ | $1 / 0^{(3)}$ | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n | X | X | L | H | L | X | X | ? | Deselected. |
| n+1 | X | X | L | H | L | X | X | Z | Deselected. |
| n+2 | A0 | H | L | L | L | X | X | Z | Address A0 and Control meet setup. |
| n+3 | X | X | L | H | L | X | L | Q0 | Address Ao read out, Deselected. |
| n+4 | A1 | H | L | L | L | X | X | Z | Address A1 and Control meet setup. |
| n+5 | X | X | L | H | L | X | L | Q1 | Address A1 read out, Deselected. |
| n+6 | X | X | L | H | L | X | X | Z | Deselected. |
| n+7 | A2 | H | L | L | L | X | X | Z | Address A2 and Control meet setup. |
| n+8 | X | X | L | H | L | X | L | Q2 | Address A2 read out, Deselected. |
| n+9 | X | X | L | H | L | X | X | Z | Deselected. |

NOTES:

1. $\mathrm{H}=$ High; $\mathrm{L}=$ Low; $\mathrm{X}=$ Don't Care; ? = Don't Know; $\mathrm{Z}=$ High Impedance.
2. $\overline{\mathrm{CE}}_{2}$ timing transition is identical to $\overline{\mathrm{CE}}_{1}$ signal. CE 2 timing transition is identical but inverted to the $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ signals.
3. Device outputs are ensured to be in High-Z during device power-up.

Write Operation with Chip Enable Used (1)

| Cycle | Address | $\mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{ADV} / \overline{\mathrm{LD}}$ | $\overline{\mathrm{CE}}{ }^{(2)}$ | $\overline{\mathrm{CEN}}$ | $\overline{\mathrm{BW}} \mathbf{x}$ | $\overline{\mathrm{OE}}$ | $\mathrm{I} / \mathbf{O}^{(3)}$ | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| n | X | X | L | H | L | X | X | $?$ | Deselected. |
| $\mathrm{n}+1$ | X | X | L | H | L | X | X | Z | Deselected. |
| $\mathrm{n}+2$ | $\mathrm{~A}_{0}$ | L | L | L | L | L | X | Z | Address Ao and Control meet setup |
| $\mathrm{n}+3$ | X | X | L | H | L | X | X | D 0 | Data Do Write In, Deselected. |
| $\mathrm{n}+4$ | $\mathrm{~A}_{1}$ | L | L | L | L | L | X | Z | Address A1 and Control meet setup |
| $\mathrm{n}+5$ | X | X | L | H | L | X | X | D 1 | Data D1 Write In, Deselected. |
| $\mathrm{n}+6$ | X | X | L | H | L | X | X | Z | Deselected. |
| $\mathrm{n}+7$ | $\mathrm{~A}_{2}$ | L | L | L | L | L | X | Z | Address A2 and Control meet setup |
| $\mathrm{n}+8$ | X | X | L | H | L | X | X | D 2 | Data D2 Write In, Deselected. |
| $\mathrm{n}+9$ | X | X | L | H | L | X | X | Z | Deselected. |

NOTES:

1. $H=$ High; $L=$ Low; $X=$ Don't Care; ? = Don't Know; $Z=$ High Impedance.
2. $\overline{C E}=L$ is defined as $\overline{C E}_{1}=L, \overline{C E}_{2}=L$ and $C E 2=H . \overline{C E}=H$ is defined as $\overline{C E}_{1}=H, \overline{C E}_{2}=H$ or $C E 2=L$.

DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range (Vdd = 3.3V $+/-5 \%$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \||Lا| | Input Leakage Current | VDD $=$ Max., $\mathrm{VIN}=0 \mathrm{~V}$ to VdD | - | 5 | $\mu \mathrm{A}$ |
| \||LI| | $\overline{\mathrm{LBO}}, \mathrm{JTAG}$ and ZZ Input Leakage Current ${ }^{(1)}$ | Vdd = Max., VIN = OV to Vdd | - | 30 | $\mu \mathrm{A}$ |
| IILOI | Output Leakage Current | Vout $=0 \mathrm{~V}$ to Vcc | - | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{loL}=+6 \mathrm{~mA}, \mathrm{VDD}=\mathrm{Min}$. | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{lOH}=-6 \mathrm{~mA}, \mathrm{VDD}=\mathrm{Min}$. | 2.0 | - | V |

NOTE:
4878 tbl 21

1. The $\overline{\mathrm{LBO}}, \mathrm{TMS}, \mathrm{TDI}, \mathrm{TCK}$ and $\overline{\mathrm{TRST}}$ pins will be internally pulled to VDD and $Z Z$ will be internally pulled to Vss if it is not actively driven in the application.

DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range ${ }^{(1)}(\mathbf{V d D}=3.3 \mathrm{~V}+/-5 \%)$

| Symbol | Parameter | Test Conditions | 7.5ns | 8ns |  | 8.5ns |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l Only | Com'l | Ind | Com'l | Ind |  |
| IDD | Operating Power Supply Current | Device Selected, Outputs Open, $\mathrm{ADV} / \overline{\mathrm{LD}}=\mathrm{X}, \mathrm{VDD}=\mathrm{Max}$., <br> VIN $\geq$ VIH or $\leq V_{I L}, f=f m a x{ }^{(2)}$ | 275 | 250 | 260 | 225 | 235 | mA |
| ISB1 | CMOS Standby Power Supply Current | Device Deselected, Outputs Open, $V_{d D}=M a x ., ~ \mathbb{I N}^{2} V_{h d}$ or $\leq V_{L D}$, $f=0^{(2,3)}$ | 40 | 40 | 45 | 40 | 45 | mA |
| IsB2 | Clock Running Power Supply Current | Device Deselected, Outputs Open, $V_{d D}=M a x ., ~ \mathbb{I N}^{2} \geq V_{H D}$ or $\leq V_{L D}$, $f=$ fmax $^{(2,3)}$ | 105 | 100 | 110 | 95 | 105 | mA |
| ISB3 | Idle Power Supply Current | $\begin{aligned} & \text { Device Selected, Outputs Open, } \\ & \overline{C E N} \geq V_{H}, V_{D D}=\text { Max., }^{\prime} \\ & V_{\mathbb{N}} \geq V_{H D} \text { or } \leq V_{L D} f=\text { fmax }^{(2,3)} \end{aligned}$ | 40 | 40 | 45 | 40 | 45 | mA |

NOTES:

1. All values are maximum guaranteed values.
2. At $f=f M A X$, inputs are cycling at the maximum frequency of read cycles of $1 / t c y c ; f=0$ means no input lines are changing.
3. For $\mathrm{I} / \mathrm{Os} \mathrm{VhD}=\mathrm{VddQ}-0.2 \mathrm{~V}, \mathrm{~V}$ LD $=0.2 \mathrm{~V}$. For other inputs $\mathrm{VHD}=\mathrm{VdD}-0.2 \mathrm{~V}, \mathrm{~V}$ LD $=0.2 \mathrm{~V}$.

AC Test Loads



AC Test Conditions (Vdda = 2.5V)

| Input Pulse Levels | 0 to 2.5 V |  |
| :--- | :---: | :---: |
| Input Rise/Fall Times | 2ns |  |
| Input Timing Reference Levels | (VDoQ/2) |  |
| Output Reference Levels | (VDDQ/2) |  |
| Output Load | Figure 1 |  |
| 4878 tol 23 |  |  |

Figure 2. Lumped Capacitive Load, Typical Derating

## AC Electrical Characteristics

(Vdd = 3.3V +/-5\%, Commercial and Industrial Temperature Ranges)

| Symbol | Parameter | $7.5 \mathrm{~ns}{ }^{(5)}$ |  | 8ns |  | 8.5ns |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| toyc | Clock Cycle Time | 10 | - | 10.5 | - | 11 | - | ns |
| tch ${ }^{(1)}$ | Clock High Pulse Width | 2.5 | - | 2.7 | - | 3.0 | - | ns |
| tcL ${ }^{(1)}$ | Clock Low Pulse Width | 2.5 | - | 2.7 | - | 3.0 | - | ns |

## Output Parameters

| tcD | Clock High to Valid Data | - | 7.5 | - | 8 | - | 8.5 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| toco | Clock High to Data Change | 2 | - | 2 | - | 2 | - | ns |
| taz $z^{(2,3,4)}$ | Clock High to Output Active | 3 | - | 3 | - | 3 | - | ns |
| tchz ${ }^{(2,3,4)}$ | Clock High to Data High-Z | - | 5 | - | 5 | - | 5 | ns |
| toe | Output Enable Access Time | - | 5 | - | 5 | - | 5 | ns |
| toLz z $^{(2,3)}$ | Output Enable Low to Data Active | 0 | - | 0 | - | 0 | - | ns |
| tohz ${ }^{(2,3)}$ | Output Enable High to Data High-Z | - | 5 | - | 5 | - | 5 | ns |

Set Up Times

| tSE | Clock Enable Setup Time | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tSA | Address Setup Time | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| tsD | Data In Setup Time | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| tSw | Read/Write (R/W) Setup Time | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| tsaDV | Advance/Load (ADV/LD$)$ Setup Time | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| tsC | Chip Enable/Select Setup Time | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| tsB | Byte Write Enable $(\overline{\mathrm{BW}} \mathbf{x})$ Setup Time | 2.0 | - | 2.0 | - | 2.0 | - | ns |

## Hold Times

| the | Clock Enable Hold Time | 0.5 | - | 0.5 | - | 0.5 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tha | Address Hold Time | 0.5 | - | 0.5 | - | 0.5 | - | ns |
| thd | Data In Hold Time | 0.5 | - | 0.5 | - | 0.5 | - | ns |
| thw | Read/Write ( $R / \bar{W}$ ) Hold Time | 0.5 | - | 0.5 | - | 0.5 | - | ns |
| thadv | Advance/Load (ADV/可) Hold Time | 0.5 | - | 0.5 | - | 0.5 | - | ns |
| thc | Chip Enable/Select Hold Time | 0.5 | - | 0.5 | - | 0.5 | - | ns |
| thb | Byte Write Enable ( $\overline{\mathrm{BW}}$ ) Hold Time | 0.5 | - | 0.5 | - | 0.5 | - | ns |

## NOTES:

4878 tbl 24

1. Measured as HIGH above 0.6 V dDo and LOW below 0.4 V DDo
2. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state.
3. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
4. To avoid bus contention, the output buffers are designed such that tchz (device turn-off) is about 1 ns faster than tclz (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tclz is a Min. parameter that is worse case at totally different test conditions ( 0 deg. $\mathrm{C}, 3.465 \mathrm{~V}$ ) than tchz, which is a Max. parameter (worse case at 70 deg. $\mathrm{C}, 3.135 \mathrm{~V}$ ).
5. Commercial temperature range only.

Timing Waveform of Read Cycle ${ }^{(1,2,3,4)}$


[^0]Timing Waveform of Write Cycles ${ }^{(1,2,3,4,5)}$


Timing Waveform of Combined Read and Write Cycles ${ }^{(1,2,3)}$

NOTES: -

1. $Q$ ( $A_{1}$ ) represents

[^1]Timing Waveform of CEN Operation ${ }^{(1,2,3,4)}$

4. Individual Byte Write signals ( $\overline{\mathrm{BW}} \mathrm{x}$ ) must be valid on all write and burst-write cycles. A write cycle is initiated when $\mathrm{R} / \overline{\mathrm{W}}$ signal is sampled LOW. The byte write information comes in one

Timing Waveform of $\overline{\mathbf{C S}}$ Operation ${ }^{(1,2,3,4)}$

NOTES: $\quad$ ( $A_{1}$ ) represents the first output from the external address $A_{1} . D\left(A_{3}\right)$ represents the input data to the SRAM corresponding to address $A_{3}$ etc. 2. $\mathrm{CE}_{2}$ timing transitions are identical but inverted to the $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ signals. For example, when $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ are LOW on this waveform, CE2 is HIGH. 3. When either one of the Chip enables ( $\overline{\mathrm{CE}}_{1}, \mathrm{CE} 2, \overline{\mathrm{CE}}_{2}$ ) is sampled inactive at the rising clock edge, a deselect cycle is initiated. The data-bus tri-states one cycle after the initiation of the
4. Individual Byte Write signals $(\bar{B} \bar{W} x)$ must be valid on all write and burst-write cycles. A write cycle is initiated when R $\bar{W}$ signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

## JTAG Interface Specification (SA Version only)



NOTES:

1. Device inputs = All device inputs except TDI, TMS and TRST.
2. Device outputs = All device outputs except TDO.
3. During power up, $\overline{\text { TRST }}$ could be driven low or not be used since the JTAG circuit resets automatically. $\overline{\text { TRST }}$ is an optional JTAG reset.

## JTAG AC Electrical

Characteristics ${ }^{(1,2,3,4)}$

| Symbol |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Parameter | Min. | Max. | Units |
| tJCYC | JTAG Clock Input Period | 100 | - | ns |
| tJCH | JTAG Clock HIGH | 40 | - | ns |
| tJCL | JTAG Clock Low | 40 | - | ns |
| tJR | JTAG Clock Rise Time | - | $5^{(1)}$ | ns |
| tJF | JTAG Clock Fall Time | - | $5^{(1)}$ | ns |
| tJRST | JTAG Reset | 50 | - | ns |
| tJRSR | JTAG Reset Recovery | 50 | - | ns |
| tJCD | JTAG Data Output | - | 20 | ns |
| tJDC | JTAG Data Output Hold | 0 | - | ns |
| tJs | JTAG Setup | 25 | - | ns |
| tJH | JTAG Hold | 25 | - | ns |

Scan Register Sizes

| Register Name | Bit Size |
| :--- | :---: |
| Instruction (IR) | 4 |
| Bypass (BYR) | 1 |
| JTAG Identification (JIDR) | 32 |
| Boundary Scan (BSR) | Note (1) |

14878 tbl 03
NOTE:

1. The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative.

## NOTES:

1. Guaranteed by design.
2. AC Test Load (Fig. 1) on external output signals.
3. Refer to AC Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed ( 10 MHz ). The base device may run at any speed specified in this datasheet.

## JTAG Identification Register Definitions (SA Version only)

| Instruction Field | Value | Description |
| :--- | :---: | :--- |
| Revision Number (31:28) | $0 \times 2$ | Reserved for version number. |
| IDT Device ID (27:12) | $0 \times 211,0 \times 213$ | Defines IDT part number 71V2557SA and 71V2559SA, respectively. |
| IDT JEDEC ID (11:1) | $0 \times 33$ | Allows unique identification of device vendor as IDT. |
| ID Register Indicator Bit (Bit 0 ) | 1 | Indicates the presence of an ID register. |

## Available JTAG Instructions

| Instruction | Description | OPCODE |
| :---: | :---: | :---: |
| EXTEST | Forces contents of the boundary scan cells onto the device outputs ${ }^{(1)}$. Places the boundary scan register (BSR) between TDI and TDO. | 0000 |
| SAMPLE/PRELOAD | Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ${ }^{(2)}$ and outputs ${ }^{(1)}$ to be captured in the boundary scan cells and shitted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI. | 0001 |
| DEVICE_ID | Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO. | 0010 |
| HIGHZ | Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state. | 0011 |
| RESERVED | Several combinations are reserved. Do not use codes other than those identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP, VALIDATE and BYPASS instructions. | 0100 |
| RESERVED |  | 0101 |
| RESERVED |  | 0110 |
| RESERVED |  | 0111 |
| CLAMP | Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO. | 1000 |
| RESERVED | Same as above. | 1001 |
| RESERVED |  | 1010 |
| RESERVED |  | 1011 |
| RESERVED |  | 1100 |
| VALIDATE | Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE std. 1149.1 specification. | 1101 |
| RESERVED | Same as above. | 1110 |
| BYPASS | The BYPASS instruction is used to truncate the boundary scan register as a single bit in length. | 1111 |

## NOTES:

1. Device outputs = All device outputs except TDO
2. Device inputs = All device inputs except TDI, TMS, and TRST.

## 100-Pin Thin Quad Plastic Flatpack (TQFP) Package Diagram Outline



IDT71V2557, IDT71V2559, 128K x 36, 256K x 18, 3.3V SynchronousSRAMs with

## 119 Ball Grid Array (BGA) Package Diagram Outline


(119 BALL SHOWN)


(119 BALL)

|  | Jedec variation |  |  | NdEE |
| :---: | :---: | :---: | :---: | :---: |
|  | AA |  |  |  |
|  | NIN | NOM | MAX |  |
| A | - | 2.15 | 2.36 |  |
| A1 | . 50 | . 60 | . 70 |  |
| A2 | - | - | 1.20 |  |
| D |  | 2.00 B |  |  |
| D1 |  | 0.32 B |  |  |
| E |  | 4.00 BS |  |  |
| E1 |  | 7.52 日S |  |  |
| MD |  | 17 |  | 3 |
| ME |  | 7 |  | 3 |
| N |  | 119 |  | 3 |
| e |  | 1.2785 |  |  |
| b | . 60 | 75 | 90 | 5 |
| c | . 51 | . 56 | . 61 |  |
| 000 | - | - | 15 |  |
| bbb | - | - | . 25 |  |
| ccc | - | - | 35 |  |
| ddd | - | - | . 30 |  |
| евв | - | - | 10 |  |

## 165 Fine Pitch Ball Grid Array (fBGA) Package Diagram Outline



## Timing Waveform of $\overline{O E}$ Operation ${ }^{(1)}$



NOTE:

1. A read operation is assumed to be in progress.

## Ordering Information



## Datasheet Document History

| 6/30/99 |  |
| :--- | :--- |
| 8/23/99 | Pg. 5,6 |
|  | Pg. 7 |
|  | Pg. 15 |
|  | Pg. 21 |
|  | Pg. 23 |
| $12 / 31 / 99$ | Pg. $5,14,15,22$ |
| $05 / 02 / 00$ | Pg. 5,6 |
|  |  |
|  | Pg. $5,6,7$ |
|  | Pg. 6 |
|  | Pg. 21 |
| $05 / 26 / 00$ | Pg. 23 |
|  | Pg. $5-7$ |
| $07 / 26 / 00$ | Pg. 8 |
|  | Pg. 23 |
| $10 / 25 / 00$ | Pg. 8 |
|  | Pg. $1-8,15,22$, |
| $05 / 20 / 02$ | 23,27 |
|  | Pg. 7 |

Updated to new format
Added Pin 64 to Note 1 and changed Pins 38, 42, and 43 to DNU
Changed U2-U6 to DNU
Improved tch, tcL; revised tclz
Added BGA package diagrams
Added Datasheet Document History
Added Industrial Temperature Range offerings
Insertclarification note to Recommended Operating Temperature and Absolute Max Ratings tables
Clarify note to TQFP and BGA pin configuration; corrected typo in pinout
AddBGA capacitance
Add TQFP Package Diagram Outline
Add new package offering, $13 \times 15 \mathrm{~mm} 165 \mathrm{fBGA}$
Correct 119BGA Package Diagram Outline
Add ZZ, sleep mode reference note to TQFP, BG119, and BQ 165 pinouts
UpdateBQ165 pinout
UpdateBG119 package diagram dimensions
Remove Preliminary Status
Add reference note to pin N5 on BQ165 pinout, reserved for JTAG TRST
Added JTAG "SA" version functionality and updated ZZ pin descriptions and notes

Updated pin configuration for the 119 BGA - reordered I/O signals on P6, P7 (128K x 36) and P7, N6, L6, K7, H6, G7, F6, E7, D6 (256K x 18).

CORPORATE HEADQUARTERS
2975 StenderWay
Santa Clara, CA 95054
for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com


[^0]:    NOTES: of the base address $A_{2}$, etc. where address bits $A_{0}$ and $A_{1}$ are advancing for the four word burst in the sequence defined by the state of the $\overline{L B} \bar{O}$ input. 2. CE2 timing transitions are identical but inverted to the $\bar{C}_{1}$ and $\overline{C E}_{2}$ signals. For example, when $\bar{C}_{1} \bar{E}_{1}$ and $\overline{C E}_{2}$ are LOW on this waveform, CE 2 is HIGH. 3. Burst ends when new address and control are loaded into the SRAM by sampling ADV $/ \overline{L D} L O W$.
    4. R/W is don't care when the SRAM is bursting (ADV/ $\overline{L D}$ sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R $\bar{N}$ signal when new address and control are
    loaded intothe SRAM.

[^1]:    the actual data is presented to the SRAM.

